Browse Design Hierarchy And Signal Connectivity

An MCP server that helps AI assistants debug RTL simulations by correlating VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM source, hierarchy, and connectivity. Provides evidence-backed failure analysis, waveform comparison, handshake checks, and signal tracing.

MCP | Python · RTL debugging · MCP server